 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ZL49010/11, ZL49020/21, ZL49030/31 Wide Dynamic Range DTMF Receiver Data Sheet Features * * * * * * * * * Wide dynamic range (50 dB) DTMF Receiver Call progress (CP) detection via cadence indication 4-bit synchronous serial data output Software controlled guard time for ZL490x0 Internal guard time circuitry for ZL490x1 Powerdown option (ZL4901x & ZL4903x) 3.579 MHz crystal or ceramic resonator (ZL4903x and ZL4902x) External clock input (ZL4901x) Guarantees non-detection of spurious tones Ordering Information Tubes Tubes Tubes Tape & Reel Tubes Tape & Reel Tubes Tubes Tubes, Bake & Drypack Tape & Reel, Bake & Drypack ZL49030/31DDE1 20 Pin SSOP* Tubes, Bake & Drypack ZL49030/31DDF1 20 Pin SSOP* Tubes, Bake & Drypack *Pb Free Matte Tin -40C to +85C ZL49010/11DAA ZL49020/21DAA ZL49030/31DCA ZL49030/31DCB ZL49030/31DDA ZL49030/31DDB ZL49010/11DAA1 ZL49020/21DAA1 ZL49030/31DCE1 ZL49030/31DCF1 8 Pin PDIP 8 Pin PDIP 18 Pin SOIC 18 Pin SOIC 20 Pin SSOP 20 Pin SSOP 8 Pin PDIP* 8 Pin PDIP* 18 Pin SOIC* 18 Pin SOIC* February 2007 Applications * * * Integrated telephone answering machine End-to-end signalling Fax Machines Description The ZL490xx is a family of high performance DTMF receivers which decode all 16 tone pairs into a 4-bit binary code. These devices incorporate an AGC for wide dynamic range and are suitable for end-to-end signalling. The ZL490x0 provides an early steering (ESt) logic output to indicate the detection of a DTMF signal and requires external software guard time to validate the DTMF digit. The ZL490x1, with preset internal guard times, uses a delay steering (DStD) logic output to indicate the detection of a valid DTMF digit. The 4-bit DTMF binary digit can be clocked out synchronously at the serial data (SD) output. The SD pin is multiplexed with call progress detector output. In the presence of supervisory tones, the call progress detector circuit indicates the cadence (i.e., envelope) of the tone burst. The cadence information can then be processed by an external microcontroller to identify PWDN VDD VSS 1 Voltage Bias Circuit Steering Circuit High Group Filter Antialias Filter Dial Tone Filter Low Group Filter Digital Detector Algorithm Code Converter and Latch Digital Guard Time3 Parallel to Serial Converter & Latch ESt or DStD ACK AGC Mux SD OSC2 OSC1 (CLK) 2 Oscillator and Clock Circuit To All Chip Clocks Energy Detection 1. ZL49010/1 and ZL49030/1 only. 2. ZL49020/1 and ZL49030/1 only. 3. ZL490x1 only. Figure 1 - Functional Block Diagram 1 Zarlink Semiconductor Inc. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright 2003-2007, Zarlink Semiconductor Inc. All Rights Reserved. ZL49010/11, ZL49020/21, ZL49030/31 Data Sheet specific call progress signals. The ZL4902x and ZL4903x can be used with a crystal or a ceramic resonator without additional components. A power-down option is provided for the ZL4901x and ZL4903x. ZL49030DD/1DD NC NC INPUT PWDN NC OSC2 OSC1 VSS NC NC 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 NC NC VDD NC ESt/DStD NC ACK SD NC NC ZL49010/1 INPUT PWDN CLK VSS 1 2 3 4 8 7 6 5 VDD INPUT ESt/ DStD OSC2 ACK SD OSC1 VSS ZL49020/1 1 2 3 4 8 7 6 5 VDD ESt/ DStD ACK SD NC INPUT PWDN OSC2 NC OSC1 NC NC VSS ZL49030DC/1DC 1 2 3 4 5 6 7 8 9 18 17 16 15 14 13 12 11 10 VDD NC NC ESt/DStD NC ACK NC SD NC 8 PIN PLASTIC DIP 18 PIN PLASTIC SOIC 20 PIN SSOP Figure 2 - Pin Connections Pin Description Pin # 4903xDD 3 6 7 4903xDC 2 4 6 4902x 1 2 3 4901x 1 3 Name INPUT OSC2 OSC1 (CLK) Description DTMF/CP Input. Input signal must be AC coupled via capacitor. Oscillator Output. Oscillator/Clock Input. This pin can either be driven by: 1) an external digital clock with defined input logic levels. OSC2 should be left open. 2) connecting a crystal or ceramic resonator between OSC1 and OSC2 pins. Ground. (0 V) Serial Data/Call Progress Output. This pin serves the dual function of being the serial data output when clock pulses are applied after validation of DTMF signal, and also indicates the cadence of call progress input. As DTMF signal lies in the same frequency band as call progress signal, this pin may toggle for DTMF input. The SD pin is at logic low in powerdown state. Acknowledge Pulse Input. After ESt or DStD is high, applying a sequence of four pulses on this pin will then shift out four bits on the SD pin, representing the decoded DTMF digit. The rising edge of the first clock is used to latch the 4-bit data prior to shifting. This pin is pulled down internally. The idle state of the ACK signal should be low. 8 13 9 11 4 5 4 5 VSS SD 14 13 6 6 ACK 2 Zarlink Semiconductor Inc. ZL49010/11, ZL49020/21, ZL49030/31 Pin Description (continued) Pin # 4903xDD 16 4903xDC 15 4902x 7 4901x 7 Name ESt (ZL490x0) Data Sheet Description Early Steering Output. A logic high on ESt indicates that a DTMF signal is present. ESt is at logic low in powerdown state. Delayed Steering Output. A logic high on DStD indicates that a valid DTMF digit has been detected. DStD is at logic low in powerdown state. Positive Power Supply (5 V Typ.) Performance of the device can be optimized by minimizing noise on the supply rails. Decoupling capacitors across VDD and VSS are therefore recommended. No Connection. Pin is unconnected internally. DStD (ZL490x1) 18 18 8 8 VDD 1,2,5,9, 10,11,12, 15,17,19,20 4 1,5,7,8, 10, 12, 14,16, 17 3 - - NC - 2 PWDN Power Down Input. A logic high on this pin will power down the device to reduce power consumption. This pin is pulled down internally and can be left open if not used. ACK pin should be at logic '0' to power down device. Device Type ZL49010 ZL49011 ZL49020 ZL49021 ZL49030 ZL49031 8 Pin x x x x 18 Pin 20 Pin PWDN x x 2 Pin OSC Ext CLK x x ESt x DStD x x x x x x x x x x x x x x x x x x x Table 1 - Summary of ZL490x0/1 Product Family Change Summary The following table summarizes the changes from the July 2006 issue. Page 2 2 Item Figure 2 Pin Description Description Added ordering codes to Pin Connection diagram. Added 20 pin description to the table. 3 Zarlink Semiconductor Inc. ZL49010/11, ZL49020/21, ZL49030/31 Functional Description Data Sheet The ZL490xxs are high performance and low power consumption DTMF receivers. These devices provide wide dynamic range DTMF detection and a serial decoded data output. These devices also incorporate an energy detection circuit. An input voiceband signal is applied to the devices via a series decoupling capacitor. Following the unity gain buffering, the signal enters the AGC circuit followed by an anti-aliasing filter. The bandlimited output is routed to a dial tone filter stage and to the input of the energy detection circuit. A bandsplit filter is then used to separate the input DTMF signal into high and low group tones. The high group and low group tones are then verified and decoded by the internal frequency counting and DTMF detection circuitry. Following the detection stage, the valid DTMF digit is translated to a 4-bit binary code (via an internal look-up ROM). Data bits can then be shifted out serially by applying external clock pulses. Automatic Gain Control (AGC) Circuit As the device operates on a single power supply, the input signal is biased internally at approximately VDD/2. With large input signal amplitude (between 0 and approximately -30 dBm for each tone of the composite signal), the AGC is activated to prevent the input signal from being clipped. At low input level, the AGC remains inactive and the input signal is passed directly to the hardware DTMF detection algorithm and to the energy detection circuit. Filter and Decoder Section The signal entering the DTMF detection circuitry is filtered by a notch filter at 350 and 440 Hz for dial tone rejection. The composite dual-tone signal is further split into its individual high and low frequency components by two 6th order switched capacitor bandpass filters. The high group and low group tones are then smoothed by separate output filters and squared by high gain limiting comparators. The resulting squarewave signals are applied to a digital detection circuit where an averaging algorithm is employed to determine the valid DTMF signal. For ZL490x0, upon recognition of a valid frequency from each tone group, the early steering (ESt) output will go high, indicating that a DTMF tone has been detected. Any subsequent loss of DTMF signal condition will cause the ESt pin to go low. For ZL490x1, an internal delayed steering counter validates the early steering signal after a predetermined guard time which requires no external components. The delayed steering (DStD) will go high only when the validation period has elapsed. Once the DStD output is high, the subsequent loss of early steering signal due to DTMF signal dropout will activate the internal counter for a validation of tone absent guard time. The DStD output will go low only after this validation period. Energy Detection The output signal from the AGC circuit is also applied to the energy detection circuit. The detection circuit consists of a threshold comparator and an active integrator. When the signal level is above the threshold of the internal comparator (-35 dBm), the energy detector produces an energy present indication on the SD output. The integrator ensure the SD output will remain at high even though the input signal is changing. When the input signal is removed, the SD output will go low following the integrator decay time. Short decay time enables the signal envelope (or cadence) to be generated at the SD output. An external microcontroller can monitor this output for specific call progress signals. Since presence of speech and DTMF signals (above the threshold limit) can cause the SD output to toggle, both ESt (DStD) and SD outputs should be monitored to ensure correct signal identification. As the energy detector is multiplexed with the digital serial data output at the SD pin, the detector output is selected at all times except during the time between the rising edge of the first pulse and the falling edge of the fourth pulse applied at the ACK pin. Serial Data (SD) Output When a valid DTMF signal burst is present, ESt or DStD will go high. The application of four clock pulses on the ACK pin will provide a 4-bit serial binary code representing the decoded DTMF digit on the SD pin output. The rising edge of the first pulse applied on the ACK pin latches and shifts the least significant bit of the decoded digit on the SD pin. The next three pulses on ACK pin will shift the remaining latched bits in a serial format (see Figure 5). If less than four pulses are applied to the ACK pin, new data cannot be latched even though ESt/DStD can be valid. Clock pulses should be applied to clock out any remaining data bits to resume normal operation. Any transitions in excess 4 Zarlink Semiconductor Inc. ZL49010/11, ZL49020/21, ZL49030/31 Data Sheet of four pulses will be ignored until the next rising edge of the ESt/DStD. ACK should idle at logic low. The 4-bit binary representing all 16 standard DTMF digits are shown in Table 2. Powerdown Mode (ZL4901x/4903x) The ZL4901x/4903x devices offer a powerdown function to preserve power consumption when the device is not in use. A logic high can be applied at the PWDN pin to place the device in powerdown mode. The ACK pin should be kept at logic low to avoid undefined ESt/DStD and SD outputs (see Table 3). FLOW 697 697 697 770 770 770 852 852 852 941 941 941 697 770 852 941 FHIGH 1209 1336 1477 1209 1336 1477 1209 1336 1477 1336 1209 1477 1633 1633 1633 1633 DIGIT 1 2 3 4 5 6 7 8 9 0 * # A B C D b3 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 b2 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 b1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 b0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0= LOGIC LOW, 1= LOGIC HIGH Note: b0=LSB of decoded DTMF digit and shifted out first. Table 2 - Serial Decode Bit Table ACK (input) low low high high PWDN (input) low high+ low high ESt/DStD (output) Refer to Fig. 4 for timing waveforms low low undefined Table 3 - Powerdown Mode SD (output) Refer to Fig. 4 for timing waveforms low undefined undefined ZL4901x/4903x status normal operation powerdown mode undefined undefined Note: + =enters powerdown mode on the rising edge. 5 Zarlink Semiconductor Inc. ZL49010/11, ZL49020/21, ZL49030/31 Frequency 1 (Hz) 350 425 400 480 440 480 440 480 Frequency 2 (Hz) 440 ----620 --620 480 620 On/Off continuous continuous continuous 0.5s/0.5s 0.5s/0.5s 0.25s/0.25s 2.0s/4.0s 0.25s/0.25s Table 4 - Call Progress Tones Oscillator Description Data Sheet North American Dial Tones European Dial Tones Far East Dial Tones North American Line Busy Japanese Line Busy North American Reorder Tones North American Audible Ringing North American Reorder Tones The ZL4902x/4903x can be used in both external clock or two pin oscillator mode. In two pin oscillator mode, the oscillator circuit is completed by connecting either a 3.579 MHz crystal or ceramic resonator across OSC1 and OSC2 pins. It is also possible to configure a number of these devices (4 maximum) employing only a single oscillator crystal. The OSC2 output of the first device in the chain is connected to the OSC1 input of the next device. Subsequent devices are connected similarly. The oscillator circuit can also be driven by an 3.579 MHz external clock applied on pin OSC 1. The OSC2 pin should be left open. For ZL4901x devices, the CLK input is driven directly by an 3.579 MHz external digital clock. 6 Zarlink Semiconductor Inc. ZL49010/11, ZL49020/21, ZL49030/31 Applications Data Sheet The circuit shown in Figure 3 illustrates the use of a ZL4902x in a typical receiver application. It requires only a coupling capacitor (C1) and a crystal or ceramic resonator (X1) to complete the circuit. The ZL490x0 is designed for user who wishes to tailor the guard time for specific applications. When a DTMF signal is present, the ESt pin will go high. An external microcontroller monitors ESt in real time for a period of time set by the user. A guard time algorithm must be implemented such that DTMF signals not meeting the timing requirements are rejected. The ZL490x1 uses an internal counter to provide a preset DTMF validation period. It requires no external components. The DStD output high indicates that a valid DTMF digit has been detected. C1 DTMF/CP Input VDD 1 INPUT ZL4902x 2 OSC2 OSC1 VSS ESt/DStD ACK SD 7 6 5 To microprocessor or microcontroller VDD 8 X1 3 4 COMPONENTS LIST: C1 = 0.1 F 10% X1 = Crystal or Resonator (3.579 MHz) Figure 3 - Application Circuit for ZL4902x 7 Zarlink Semiconductor Inc. ZL49010/11, ZL49020/21, ZL49030/31 Absolute Maximum Ratings - Voltages are with respect to VSS=0V unless otherwise stated. Parameter 1 2 3 4 5 DC Power Supply Voltage Voltage on any pin (other than supply) Current at any pin (other than supply) Storage temperature Package power dissipation Symbol VDD-VSS VI/O II/O TS PD -65 -0.3 Min. Max. 6 6.3 10 150 500 Data Sheet Units V V mA C mW Exceeding these values may cause permanent damage. Functional operation under these conditions is not implied. Recommended Operating Conditions - Voltages are with respect to VSS=0V unless otherwise stated Parameter 1 2 3 4 Positive Power Supply Oscillator Clock Frequency Oscillator Frequency Tolerance Operating Temperature Sym. VDD fOSC fOSC Td -40 25 Min. 4.75 Typ. 5.0 3.579 Max. 5.25 0.1 85 Units V MHz % C Test Conditions Typical figures are at 25C and are for design aid only: not guaranteed and not subject to production testing. DC Electrical Characteristics - Voltages are with respect to VDD=5V5%,VSS=0V, and temperature -40 to 85C, unless otherwise stated. Characteristics 1 2 3a 3b 4a 4b 5 6 Operating supply current Standby supply current Input logic 1 Input logic 1 (for OSC1 input only) Input logic 0 Input logic 0 (for OSC1 input only) Input impedance (pin 1) Pull-down Current (PWDN, ACK pins) Sym. IDD IDDQ VIH VIH VIL VIL RIN IPD Min. Typ. 3 30 Max. 8 100 Units mA A V V Test Conditions PWDN=5V, ACK=0V ESt/DStD = SD = 0V ZL4902x/ZL4903x 4.0 3.5 1.0 1.5 50 25 V V k A with internal pull-down resistor of approx. 200k. PWDN/ACK = 5V VOUT=VDD-0.4V VOUT=VSS+0.4V ZL4902x/ZL4903x 7 8 Output high (source) current Output low (sink) current IOH IOL 0.4 1.0 4.0 9.0 mA mA Typical figures are at 25C and are for design aid only: not guaranteed and not subject to production testing 8 Zarlink Semiconductor Inc. ZL49010/11, ZL49020/21, ZL49030/31 Data Sheet AC Electrical Characteristics - voltages are with respect to VDD=5V5%, VSS=0V and temperature -40 to +85C unless otherwise stated. Characteristics 1 2 3 4 5 6 7 8 9 10 11 12 Valid input signal level (each tone of composite signal) Positive twist accept Negative twist accept Frequency deviation accept Frequency deviation reject Third tone tolerance Noise tolerance Dial tone tolerance Supervisory tones detect level (Total power) Supervisory tones reject level Energy detector attack time Energy detector decay time Sym. Min. -50 2.45 Typ. Max. 0 775 8 8 Units dBm mVRMS dB dB Test Conditions* 1,2,3,5,6,12 1,2,3,4,11,12,15 1,2,3,4,11,12,15 1,2,3,5,12 1,2,3,5,12,15 1.5% 2Hz 3.5% -16 -12 +15 -35 -50 tSA tSD 3 1.0 6.5 25 10 30 50 tDP tDA tREC tREC tID tDO fACK tPAD 20 1.0 100 3.0 140 20 40 3 13 3 20 15 40 dB dB dB dBm dBm ms ms ms ms ms ms ms ms ms ms ms MHz ns 1,2,3,4,5,12 7,9,12 8,10,12 16 16 16 16 IDDQ 100A ZL49010/ZL49030 ZL49011/ZL49031 Note 14 ZL490x0 ZL490x0 ZL490x1 ZL490x1 ZL490x1 ZL490x1 13,15 1MHz fACK, 13,15 13,15 13a Powerdown time 13b Powerup time 14 15 16 17 18 19 20 21 22 Tone present detect time (ESt logic output) Tone absent detect time (ESt logic output) Tone duration accept (DStD logic output) Tone duration reject (DStD logic output) Interdigit pause accept (DStD logic output) Interdigit pause reject (DStD logic output) Data shift rate 40-60% duty cycle Propagation delay (ACK to Data Bit) * Test Conditions 30 50 ns Data hold time (ACK to SD) tDH Typical figures are at 25 C and are for design aid only: not guaranteed and not subject to production testing 1. dBm refers to a reference power of 1 mW delivered into a 600 ohms load. 2. Data sequence consists of all DTMF digits. 3. Tone on = 40 ms, tone off = 40 ms. 4. Signal condition consists of nominal DTMF frequencies. 5. Both tones in composite signal have an equal amplitude. 6. Tone pair is deviated by 1.5% 2 Hz. 7. Bandwidth limited (0-3 kHz) Gaussian noise. 8. Precise dial tone frequencies are 350 Hz and 440 Hz ( 2%). 9. Referenced to lowest level frequency component in DTMF signal. 10. Referenced to the minimum valid accept level. 11. Both tones must be within valid input signal range. 12. Internal guard time for ZL490x1 = 20 ms. 13. Timing parameters are measured with 70 pF load at SD output. 14. Time duration between PWDN pin changes from `1` to `0` and ESt/DStD becomes active. 15. Guaranteed by design and characterization. Not subject to production testing. 16. Value measured with an applied tone of 450 Hz. 9 Zarlink Semiconductor Inc. ZL49010/11, ZL49020/21, ZL49030/31 Data Sheet tREC DTMF Tone #n DTMF Tone #n + 1 tDO DTMF Tone #n + 1 INPUT Input Signal tDP ESt (ZL490x0) tDA tREC DStD (ZL490x1) tID ACK LSB SD MSB LSB MSB tSA tSD Input Signal Envelope b0b1b2b3 b0b1b2b3 tDO tID tREC tREC tDA tDP tSA tSD - maximum allowable dropout during valid DTMF signals. ZL490xx). minimum time between valid DTMF signals (ZL49011). maximum DTMF signal duration not detected as valid (ZL490xx). minimum DTMF signal duration required for valid recognition (ZL490x1). time to detect the absence of valid DTMF signals (ZL490x0). time to detect the presence of valid DTMF signals (ZL490x0). supervisory tone integrator attack time (ZL490xx). supervisory tone integrator decay time (ZL490xx). Figure 4 - Timing Diagram 10 Zarlink Semiconductor Inc. ZL49010/11, ZL49020/21, ZL49030/31 Data Sheet ESt/DStD 1/fACK VIH ACK VIL tPAD VIH VIL DTMF Energy Detect tDH b0 LSB b1 b2 b3 MSB DTMF Energy Detect SD Figure 5 - ACK to SD Timing 11 Zarlink Semiconductor Inc. For more information about all Zarlink products visit our Web Site at www.zarlink.com Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink. This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request. Purchase of Zarlink's I2C components conveys a licence under the Philips I2C Patent rights to use these components in and I2C System, provided that the system conforms to the I2C Standard Specification as defined by Philips. Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc. Copyright Zarlink Semiconductor Inc. All Rights Reserved. TECHNICAL DOCUMENTATION - NOT FOR RESALE |
Price & Availability of ZL49020DAA1
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |